Senior Software Engineer- AI for RTL Design & Formal Verification
Astera Labs · San Jose, California, United States
4-10 YOE Bachelor's, Master's degree in Electrical Engineering, Computer Science/Engineering, or equivalent experience.; 4-10 years of industry experience in software engineering, with direct exposure to RTL design, static/lint…
PythonAI/LLMRAG
This posting is pulled directly from Astera Labs's own Greenhouse page and applying happens on their site, not here. Posted 2026-08-31; Skip The Boards re-checks every company's board regularly and removes listings that disappear from the source.
More at Astera Labs
- Principal Design Verification Engineer- SerDes/PHY IP
- Senior ATE Test Engineer
- Staff / Principal ASIC Design Engineer
- Principal EPM