Staff DV Engineer
E-Space · Saratoga, CA
HDL & Verification Methodology · Strong proficiency in Verilog and SystemVerilog · Experience writing tests within an existing UVM verification environment · Solid understanding of UVM architecture and methodology…
This posting is pulled directly from E-Space's own Lever page and applying happens on their site, not here. Posted 2026-05-05; Skip The Boards re-checks every company's board regularly and removes listings that disappear from the source.
More at E-Space
- Internal Communications Manager
- Senior DevOps Engineer - HPC and EDA Infrastructure
- Senior Scheduler
- Core Software Engineer