Senior Engineer, PLL Design
Samsung Semiconductor · San Jose, California, United States
0 YOE Master's with 2+ years of experiences or PhD with 0 years of experience in a related field.; Extensive hands-on experience designing PLLs in deep sub-micron CMOS (5nm-28nm), including at least one of: integer-N…
Microsoft Excel
This posting is pulled directly from Samsung Semiconductor's own Greenhouse page and applying happens on their site, not here. Posted 2026-10-05; Skip The Boards re-checks every company's board regularly and removes listings that disappear from the source.