Senior Engineer, PLL Design
Samsung Semiconductor · San Jose, California, United States
5+ YOE Bachelor’s with 5+ years of experience or Master's with 3+ years of experiences or PhD with 0 years of experience in a related field.; Extensive hands-on experience designing PLLs in deep sub-micron CMOS (5nm-28nm)…
Microsoft Excel
This posting is pulled directly from Samsung Semiconductor's own Greenhouse page and applying happens on their site, not here. Posted 2026-10-01; Skip The Boards re-checks every company's board regularly and removes listings that disappear from the source.